




Hardware In The Loop

Responsible Engineer: Pratham Ingale

Top_Level.SchDoc



Informational Notes

Layout Notes


Assembly Notes

Software Notes

Todo Items

Some of these directives have predefined rules in the PCB

Feel free to ignore these



Project: **Hardware In The Loop_2025-11-11T23_52_26_UTC.PrfPcb**

Sheet Title: **Cover Page.SchDoc**


Size: **A4**
Schematic Designer: **Pratham Ingale**
PCB Layout Designer: **Pratham Ingale**
Responsible Engineer: **Pratham Ingale**

Date: **3/18/2026** Revision: **1.0** Sheet: **1** of: **28**

Yellow Jacket Space Program
Georgia Tech
Atlanta, GA




All calculations are in the HITL folder in sharepoint




Power Input

Connector can handle 8A



TVS Diode

LED




Project: **Hardware In The Loop_2025-11-11T23_52_26_UTC.PrjPcb**
Sheet Title: **Input Power.SchDoc**

Size: **A4**
Schematic Designer: **Pratham Ingale**
PCB Layout Designer: **Pratham Ingale**
Responsible Engineer: **Pratham Ingale**

Date: **3/18/2026** Revision: **1.0** Sheet: **3** of: **28**

Yellow Jacket Space Program
Georgia Tech
Atlanta, GA





Input Load Switch

Add testpoints



TVS Diode is on Input Power sheet

Place C78 close to instead of the VIN pin

7.3A current limit

C75 reduces the CM voltage seen by VIN and SENSE

Place C75 near the NFET's drain





Bulk capacitance

Open drain, pulled low = fault

Split into multiple to counteract DC bias

PLIM = 60W
This is a limit of max power dissipation on the FET, not max power output



Part	Value	Units
R015	7.5	mΩ
R016	DNP	Ω
R017	0	Ω
R018	50	kΩ
C015	100.00	nF
R1	100	kΩ
R2	8.66	kΩ
R3	10	kΩ
R4	N/A	kΩ
C016	DNP	nF
C017	0.01	μF
D1	B380-13-F	
D2	DNP	
Q1	NON-TI MOSFET	
Q2	DNP	
Z1	5.0SMDxx	

Settings	Units
Current limit	7.3 A
Power Limit	60 W
Circuit Breaker Current	7.3 A
Startup Time	2.76 ms
Insertion Delay	72.7 ms
Fault Timeout	4.71 ms
Restart Time During Fault	940.647 ms
Upper UVLO Threshold	17.998 V
Lower UVLO Threshold	15.898 V
Upper OVLO Threshold	29.665 V
Lower OVLO Threshold	27.383 V

Project: **Hardware In The Loop_2025-11-11T23_52_26.UTC.PrfPcb**
Sheet Title: **Input Load Switch.SchDoc**

Size: **A4**
Schematic Designer: **Peijie Liu**
PCB Layout Designer: **Pratham Ingale**
Responsible Engineer: **Pratham Ingale**

Date: **3/18/2026** Revision: **1.0** Sheet: **4** of: **28**

Yellow Jacket Space Program
Georgia Tech
Atlanta, GA



24V -> 48V Boost

Add testpoints

Output loop should be as small as possible

Bulk capacitance

Place the 470nF close to VDD

Gate drive resistor

Bypass capacitance

fsw = 715k

SS = 2.35ms

Place capacitors close to pins


Compensation network for transient response

Position these so ground is close to boost ground


$R1 = 56k$
 $VFB = 0.7V$
 $VOUT = 48V$
 $R2 = (VFB \cdot R1) / (VOUT - VFB) = 828$

Route FB away from switching


ISENSE



VSENSE



LED



Project: Hardware In The Loop_2025-11-11T23_52_26_UTC.PrjPcb
Sheet Title: 48V Boost.SchDoc


Size: A4
Schematic Designer: Pratham Ingale
PCB Layout Designer: Pratham Ingale
Responsible Engineer: Pratham Ingale

Date: 3/18/2026 Revision: 1.0 Sheet: 5 of: 28

Yellow Jacket Space Program
Georgia Tech
Atlanta, GA



U1E



Don't foresee needing to use HDMI, MIPI, or PCIe

U1C



All SD pins are unusable due to EEPROM
Leave EEPROM_nWP (20) floating to enable EEPROM write

RPI_CM5

RPI_CM5

A

A

B


B

C

C

D

D



Project: Hardware In The Loop_2025-11-11T23_52_26.UTC.PrjPcb
Sheet Title: 5V0-ALDO.SchDoc

Size: A4
Schematic Designer: Pratham Ingale
PCB Layout Designer: Pratham Ingale
Responsible Engineer: Pratham Ingale

Date: 3/18/2026 Revision: 1.0 Sheet: 6 of: 28

Yellow Jacket Space Program
Georgia Tech
Atlanta, GA



Add testpoints

24V -> 5V0-D Buck

R143 for tuning EM^{*}

C110 provides feed-forward capacitance


Split into multiple to counteract DC bias

LED


$$(5V - 2.5V) / 2mA = \sim 1kR$$

D22
LGR971-KN-1

ISENSE



VSENSE



Project: **Hardware In The Loop_2025-11-11T23_52_26.UTC.PrfPcb**
Sheet Title: **5V0-D Buck.SchDoc**

Size: **A4**
Schematic Designer: **Mitchell Jiang**
PCB Layout Designer: **Pratham Ingale**
Responsible Engineer: **Pratham Ingale**

Yellow Jacket Space Program
Georgia Tech
Atlanta, GA



Date: **3/18/2026** Revision: **1.0** Sheet: **7** of: **28**

Compute Module 5



Project: *Hardware In The Loop_2025-11-11T23_52_26.UTC.PrjPcb*
Sheet Title: *CM5.SchDoc*

Size: **A4**
Schematic Designer: **Pratham Ingale**
PCB Layout Designer: **Pratham Ingale**
Responsible Engineer: **Pratham Ingale**


Date: **3/18/2026** Revision: **1.0** Sheet: **9** of: **28**

Yellow Jacket Space Program
Georgia Tech
Atlanta, GA




Add testpoints

5VD -> 3V3 LDO



LED



Project: *Hardware In The Loop_2025-11-11T23_52_26.UTC.PrjPcb*
Sheet Title: *3V3 LDO.SchDoc*


Size: **A4**
Schematic Designer: [Pratham Ingale](#)
PCB Layout Designer: [Pratham Ingale](#)
Responsible Engineer: [Pratham Ingale](#)

Date: **3/18/2026** Revision: **1.0** Sheet: **9** of: **28**

Yellow Jacket Space Program
Georgia Tech
Atlanta, GA



I2C Temperature Sensor



Project: **Hardware In The Loop_2025-11-11T23_52_26_UTC.PrjPcb**
Sheet Title: **Temp Sensor.SchDoc**


Size: **A4**
Schematic Designer: **Peijie Liu**
PCB Layout Designer: **Pratham Ingale**
Responsible Engineer: **Pratham Ingale**

Date: **3/18/2026** Revision: **1.0** Sheet: **11** of: **28**

Yellow Jacket Space Program
Georgia Tech
Atlanta, GA



I2C Temperature Sensor



Project: **Hardware In The Loop_2025-11-11T23_52_26_UTC.PrjPcb**
Sheet Title: **Temp Sensor.SchDoc**

Size: **A4**
Schematic Designer: **Peijie Liu**
PCB Layout Designer: **Pratham Ingale**
Responsible Engineer: **Pratham Ingale**
Date: **3/18/2026** Revision: **1.0** Sheet: **11** of: **28**

Yellow Jacket Space Program
Georgia Tech
Atlanta, GA



A

B

C


D

A

B


C

D



Impedance control
for 50 ohms

GPI00: HAT ID
GPI01: HAT ID
GPI02: 1.8k pulled_up
GPI03: 1.8k pulled_up



50R to reduce
ringing

Place resistors
close to driving
source


GPIO	Function Chosen	Description	FUNC	Color Key
0	HAT ID	HAT ID		SPI0
1	HAT ID	HAT ID		SPI1
2	1.8k PullUp	1.8k PullUp		SPI5
3	1.8k PullUp	1.8k PullUp		General GPIO
4	CAL_RTDA	OUT		I2C
5	CAL_RTDB	OUT		
6	VRBF	OUT		
7				
8	SPI0 CSn[0]	DAC	AF0	
9	SPI0 SIO[1]	CIP0		
10	SPI0 SIO[0]	COPI		
11	SPI0 SCLK	SCLK		
12	SPI5 CSn[0]	ADC1	AF8	
13	SPI5 SIO[1]	CIP0		
14	SPI5 SIO[0]	COPI		
15	SPI5 SCLK	SCLK		
16				
17	I2C0 Alarm			
18	SPI1CSn[0]	RTD_DigiPOT	AF0	
19	SPI1 SIO[1]	CIP0		
20	SPI1 SIO[0]	COPI		
21	SPI1 SCLK	SCLK		
22	GSAM-PG	IN		
23	FSAM-PG	IN		
24	GSAM-DIS	OUT		
25	FSAM-DIS	OUT		
26	SPI5 CSn[1]	ADC2		
27	48V-DIS	OUT		
38(SDA0)	I2C0 SDA	MIPI	Fixed	
39(SCL0)	I2C0 SCL	MIPI	Fixed	

Project: **Hardware In The Loop_2025-11-11T23_52_26_UTC.PrjPcb**
Sheet Title: **CM5 GPIO.SchDoc**

Size: A4	Schematic Designer: Pratham Ingale PCB Layout Designer: Pratham Ingale Responsible Engineer: Pratham Ingale	Yellow Jacket Space Program Georgia Tech Atlanta, GA
Date: 3/18/2026	Revision: 1.0	Sheet: 13 of 28



Analog to Digital Converter



Project: **Hardware In The Loop_2025-11-11T23_52_26.UTC.PrjPcb**
Sheet Title: **ADC.SchDoc**


Size: **A4**
Schematic Designer: **Pratham Ingale**
PCB Layout Designer: **Pratham Ingale**
Responsible Engineer: **Pratham Ingale**

Date: **3/18/2026** Revision: **1.0** Sheet: **15** of: **28**

Yellow Jacket Space Program
Georgia Tech
Atlanta, GA



Analog to Digital Converter



Project: **Hardware In The Loop_2025-11-11T23_52_26.UTC.PrjPcb**
Sheet Title: **ADC.SchDoc**


Size: **A4**
Schematic Designer: **Pratham Ingale**
PCB Layout Designer: **Pratham Ingale**
Responsible Engineer: **Pratham Ingale**

Date: **3/18/2026** Revision: **1.0** Sheet: **15** of: **28**

Yellow Jacket Space Program
Georgia Tech
Atlanta, GA



Digital to Analog Converter



Project: **Hardware In The Loop_2025-11-11T23_52_26.UTC.PrjPcb**
Sheet Title: **DAC.SchDoc**


Size: A4	Schematic Designer: Pratham Ingale PCB Layout Designer: Pratham Ingale Responsible Engineer: Pratham Ingale
----------	---

Date: 3/18/2026 Revision: 1.0 Sheet: 16 of: 28

*Yellow Jacket Space Program
Georgia Tech
Atlanta, GA*



Differential Sensor Emulation



Project: **Hardware In The Loop_2025-11-11T23_52_26_UTC.PrjPcb**
Sheet Title: **Differential Sensor.SchDoc**


Size: **A4**
Schematic Designer: **Pratham Ingale**
PCB Layout Designer: **Pratham Ingale**
Responsible Engineer: **Pratham Ingale**

Date: **3/18/2026** Revision: **1.0** Sheet: **17** of: **28**

Yellow Jacket Space Program
Georgia Tech
Atlanta, GA



Thermocouple Emulation




Project: **Hardware In The Loop_2025-11-11T23_52_26.UTC.PrjPcb**
Sheet Title: **Thermocouple.SchDoc**

Size: **A4**
Schematic Designer: **Pratham Ingale**
PCB Layout Designer: **Pratham Ingale**
Responsible Engineer: **Pratham Ingale**

Date: **3/18/2026** Revision: **1.0** Sheet: **18** of: **28**


Yellow Jacket Space Program
Georgia Tech
Atlanta, GA






Settling time for VCL is 0.5ms after VDAC changes

△ SIG_P can be left floating. The current source on the SAM will get stuck at 24V




This is a Howland Current Pump. It takes the input voltage, $V_{IN} = (V_{IN+}) - (V_{IN-})$, and forces a constant current through the load, set by V_{IN} and the resistor ratio. Proper resistor matching ensures the output current is independent of load impedance.

Current Loop Sensor Emulation



$$VSIG = (0.00953714 * VDAC) * 200$$
 *FSAM & GSAMr4 are 100, but code multiplies by 2

Place bypass caps as close to pin as possible



Isolation resistor for driving capacitive loads


Project: *Hardware In The Loop_2025-11-11T23_52_26.UTC.PrjPcb*
Sheet Title: *Current Loop.SchDoc*

Size: A4	Schematic Designer: Pratham Ingale PCB Layout Designer: Pratham Ingale Responsible Engineer: Pratham Ingale
-----------------	--

Yellow Jacket Space Program
Georgia Tech
Atlanta, GA



RTD Emulation



Project: **Hardware In The Loop_2025-11-11T23_52_26_UTC.PrfPcb**
Sheet Title: **RTD.SchDoc**





Size: **A4**
Schematic Designer: **Pratham Ingale**
PCB Layout Designer: **Pratham Ingale**
Responsible Engineer: **Pratham Ingale**

Date: **3/18/2026** Revision: **1.0** Sheet: **20** of: **28**

Yellow Jacket Space Program
Georgia Tech
Atlanta, GA






RTD Emulation



$$I_{out} = 5V \cdot R_{103} / (R_{101} + R_{103}) / 10 = 8.333mA$$
$$R_{max} = 500R (digipot) + 100R (ref) = 5V / 8.333mA$$

Place Q9 R107 close to U12B and route NetQ9_3 away

CAL_RTDA/RTDB: Only 1 can be open at a time!











Project: Hardware In The Loop_2025-11-11T23_52_26_UTC.PrjPcb
Sheet Title: RTD DigiPOT.SchDoc


Size: A4	Schematic Designer: Peijie Liu PCB Layout Designer: Pratham Ingale Responsible Engineer: Pratham Ingale	Yellow Jacket Space Program Georgia Tech Atlanta, GA
Date: 3/18/2026	Revision: 1.0	Sheet: 21 of 28



Valve Emulation



Detonator Emulation





Minimize input traces, as they are the most sensitive

Isolation resistor for driving capacitive loads

1st order LPF with $f_c = 788\text{MHz}$ for stability

Place bypass caps as close to pin as possible

This uses an op-amp to drive an NFET in its linear region, regulating current through RSET to match VDAC. The op-amp forms a closed feedback loop that adjusts the gate voltage to maintain $I_{OUT} = VDAC/RSET$



Project: **Hardware In The Loop_2025-11-11T23_52_26_UTC.PrjPcb**
Sheet Title: **Detonator.SchDoc**



Size: **A4**
Schematic Designer: Pratham Ingale
PCB Layout Designer: Pratham Ingale
Responsible Engineer: Pratham Ingale

Date: 3/18/2026 Revision: 1.0 Sheet: 23 of 28

Yellow Jacket Space Program
Georgia Tech
Atlanta, GA



Remove Before Flight Tag Emulation



Project: **Hardware In The Loop_2025-11-11T23_52_26_UTC.PrjPcb**
Sheet Title: **RBF Tag.SchDoc**










Size: **A4**
Schematic Designer: **Pratham Ingale**
PCB Layout Designer: **Pratham Ingale**
Responsible Engineer: **Pratham Ingale**


Date: **3/18/2026** Revision: **1.0** Sheet: **24** of: **28**

Yellow Jacket Space Program
Georgia Tech
Atlanta, GA





Signal Outputs





24V Output Load Switch






R_{SNS}	=	20	mΩ
R_{CL1}	=	DNP	Ω
R_{CL2}	=	0	Ω
R_{PWR}	=	191	kΩ
C_{TIMER}	=	220.00	nF
$R1$	=	100	kΩ
$R2$	=	17.4	kΩ
$R3$	=	100	kΩ
$R4$	=	8.66	kΩ
C_{GATE}	=	DNP	nF
C_{IN}	=	0.01	μF
D1	=	B380-13-F	
D2	=	DNP	
Q1	=	NON-TI MOSFET	
n parallel	=	1	
Q2	=	DNP	
Z1	=	5.0SMDxx	

Design Results		
Settings	Units	
Current limit	2.8	A
Power Limit	76	W
Circuit Breaker Current	2.8	A
Startup Time	4.82	ms
Insertion Delay	160.0	ms
Fault Timeout	10.35	ms
Restart Time During Fault	2069.424	ms
Upper UVLO Threshold	18.968	V
Lower UVLO Threshold	16.868	V
Upper OVLO Threshold	31.368	V
Lower OVLO Threshold	29.268	V



48V Output Load Switch



R_{SNS}	=	36	mΩ
R_{CL1}	=	DNP	Ω
R_{CL2}	=	0	Ω
R_{PWR}	=	191	kΩ
C_{TIMER}	=	470.00	nF
$R1$	=	191	kΩ
$R2$	=	14.7	kΩ
$R3$	=	191	kΩ
$R4$	=	8.66	kΩ
C_{GATE}	=	DNP	nF
C_{G1}	=	0.01	μF
D1	=	B380-13-F	
D2	=	DNP	
Q1	=	NON-TI MOSFET	
#FETs in parallel	=	1	
Q2	=	DNP	
Z1	=	5.0SMDxx	

Design Results		
Settings	Units	
Current limit	1.5	A
Power Limit	42	W
Circuit Breaker Current	1.5	A
Startup Time	10.97	ms
Insertion Delay	341.8	ms
Fault Timeout	22.12	ms
Restart Time During Fault	4421.041	ms
Upper UVLO Threshold	38.994	V
Lower UVLO Threshold	34.983	V
Upper OVLO Threshold	57.639	V
Lower OVLO Threshold	53.628	V

Project: Hardware In The Loop_2025-11-11T23_52_26_UTC.PrfPcb
Sheet Title: 48V Output Load Switch.SchDoc

Size: A4
 Schematic Designer: Peijie Liu
 PCB Layout Designer: Pratham Ingale
 Responsible Engineer: Pratham Ingale

Date: 3/18/2026 Revision: 1.0 Sheet: 27 of: 28

Yellow Jacket Space Program
 Georgia Tech
 Atlanta, GA



Power Output

